### Name: \_\_\_\_\_

#### **Rules and Hints**

- You may use one handwritten  $8.5 \times 11''$  cheat sheet (front and back). This is the only additional resource you may consult during this exam. *No calculators*.
- You may write your answers in the form [*mathematical expression*][*units*]. There is no need to actually do the arithmetic.
- Write your answers on scratch paper. Clearly label your answer to each question.

### Grade

	Your Score	Max Score
Problem 1: Cache tracing		24
Problem 2: Cache and page table sizing		20
Problem 3: Address translation		12
Problem 4: I/O		34
Problem 5: Cache coherence		10
Total		100

# Problem 1: Cache tracing (24 points)

A hilariously tiny memory system has 12-bit addresses. Consider the following sequence of memory references:

- 1. 1011 0101 1100
- 2. 1111 0101 1100
- 3. 1011 0101 1110
- 4. 1011 0111 1100
- 5. 1011 1101 1100
- 6. 1111 1111 1100

#### Part A (12 points)

If the L1 cache has 32B of data and is direct-mapped with 4-byte blocks, give the hit rate of this sequence and show the final state of the cache.

### Part B (12 points)

If the L1 cache has 32B of data and is 4-way set-associative with 1-byte blocks and true LRU replacement, give the hit rate of this sequence and show the final state of the cache.

# Problem 2: Cache and page table sizing (20 points)

#### Part A: Cache sizing (10 points)

A 2-way set-associative, write-through cache has 16 KB of data in 32B blocks. How much metadata, in total, does this cache need? Assume 32-bit memory addresses.

### Part B: Page table sizing (10 points)

A system has 32-bit virtual addresses and 38-bit physical addresses, with 4KB pages. Assuming a single reference bit and three permission bits per page, how much *total* space will each process need for a flat page table?

# **Problem 3: Address translation (12 points)**

A hilariously tiny system has 8-bit virtual addresses and 10-bit physical addresses. The page size is 32B.

If each virtual page *P* for Process A is mapped to physical page 3*P*, draw Process A's page table and translate virtual address 11010001 to its corresponding physical address.

# Problem 4: I/O (34 points)

The disks used in this problem are 1 TB disks with an average seek time of 4 ms, a rotation speed of 7200 rpm, and a transfer speed of 100 MB/s.

### Part A: Disk performance (10 points)

How long does a small access (say, 512B) take on one of these disks? You can abbreviate this number as S from this point forward.

How long does an 8 MB access take on *one* of these disks? You can abbreviate this number as B from this point forward.

### Parts B–D

(24 points) You have exactly 8 of these disks and cannot buy more. Fill out the table below to indicate for each RAID level:

- Part B (6 points): How much non-redundant data (in TB) can you fit in an 8-disk array?
- Part C (9 points): How many small *reads* can you do at one time across the 8-disk array?
- Part D (9 points): In terms of your answers to Part A, how long does a single large read take?

	RAID 0	RAID 1	RAID 5
B. Data in TB			
C. # small reads			
D. Large read time			

# Problem 5: Cache coherence (10 points)

For your reference, the MSI diagram is on the next page.

### Part A: 3 points

In a snooping, write-back, write-invalidate protocol like MSI, what is the distinction between a processor read and a bus read?

### Part B: 3 points

What effects might doubling the size of a cache block have on the performance of cache coherence?

### Part C: 4 points

This is a write-invalidate protocol, meaning that when one processor writes to a memory address, all other processors must invalidate the corresponding block if they have it in cache. What would be an advantage and a disadvantage of changing it to be a write-update protocol, in which the processor sends the new data to all other processors which have that block in cache?

